Layered tunnel barriers have been proposed as replacements for conventional tunnel barriers in flash memories in order to decrease write/erase times. Such a decrease is expected due to voltage-induced lowering of barrier height. This talk will briefly discuss another application for these structures, that of voltage-controlled photodetection. The concept of operation and some preliminary experimental results will be presented.